UnfoldIP

Company patents

STEREYO BV

STEREYO BV's patent strategy appears to have undergone a significant shift, with a surprising initial surge in "Pictorial / Video Communications" patents, which grew by an astounding 1000.0% in 2024, only to see a sharp decline across nearly all categories in 2025 and so far in 2026, including its dominant "Display Drivers" category (66.7% of portfolio) which saw a -44.4% decline in 2025 and -80.0% so far in 2026, suggesting a broad reprioritization or slowdown in patenting activity after an initial burst in 2024.

Patent Trend by Technology Area

Yearly patent publications since 2023

Product themes

Product-level themes inferred from filings since 2023, with category chips showing where each theme appears. Select a theme to filter the patents below.

45 US filings (since 2023) · 11 categories · 7 themes

Advanced Image Processing for Displays

Algorithms and hardware implementations within display drivers or associated components to enhance visual quality, resolution, or color reproduction, including upscaling, dithering, and compensation for display artifacts like crosstalk.

Display Drivers
Who else files here? →
14since 2023
0.0%YoY
Micro-LED Array Fabrication

Methods and structures for mass-producing and assembling arrays of micro-LEDs onto a substrate, including transfer processes, bonding techniques, and defect management.

LED & Optoelectronics (Legacy CPC)
Who else files here? →
11since 2023
-62.5%YoY
Interactive & Generative Display Systems

Technologies that create dynamic and interactive visual content for displays, including virtual/wearable systems, by generating overlays, replacing input streams, or merging real-time user actions with digital environments.

Pictorial / Video Communications
Who else files here? →
8since 2023
-25.0%YoY
Video Quality & Encoding Optimization

Methods and apparatus for improving the visual fidelity, resolution, or compression efficiency of video signals, often through advanced processing, up-scaling, or neural network-based filters.

Pictorial / Video Communications
Who else files here? →
8since 2023
-50.0%YoY
Display Timing and Signal Synchronization

Methods and circuits for coordinating the timing of display signals, data transmission, and control signals across various display components, ensuring proper image rendering and efficient operation.

Display Drivers
Who else files here? →
6since 2023
-33.3%YoY
Pixel and Gate Driver Architecturesfiltered

Design and implementation of circuits and layouts for driving individual pixels or rows/columns of pixels, including gate drivers, data drivers, pixel driving circuits, and their integration onto the display substrate, often in non-display regions.

Display DriversOrganic Electronics (OLED)
Who else files here? →
1since 2023
n/a
Display Power Management

Techniques and circuits for optimizing power consumption, voltage stability, and energy efficiency in display panels, often involving dynamic voltage scaling, duty cycle control, or remnant voltage management.

Display Drivers
Who else files here? →
1since 2023
n/a

Patents

Showing 1-1 of 1

Pixel and Gate Driver Architectures
Page 1 of 1
US 12185585 B2GRANTED
H10K59/121

Active matrix display, system, and method having an additional transistor that discharges a storage capacitor within pixel circuits, at least one pixel circuit driven by a drive circuit resides physical within another drive circuit, and/or off-to-on time of scan signals are set in relation to an operation of a camera recording the display

Filed:2023-08-11Pub:2024-12-31
Applicant:Stereyo BV

An active matrix display is disclosed that includes a plurality of pixel circuits. Each of the pixel circuits includes a light-emitting element, at least two transistors, and a storage capacitor. An additional transistor is provided, which is configured for discharging of the storage capacitor. An active matrix display is also disclosed, having at least two drive circuits, wherein at least one of the pixel circuits is driven by a data driver of a first drive circuit is residing physically within a second drive circuit, or vice versa. Further, an active matrix is disclosed, wherein the timing of scan signals and updating of data signals is programmed in relation to the operation of a camera recording an image that is displayed on the active matrix display.

1